Name: Genetic Algorithm Based Canny Distributed Edge Detection Using Xilinx (en Inglés)
Price: 94190.00 CLP
Availability: InStock
Author: G, Mahalakshmi Malini ; R, Sudarmani
ISBN: 9786202563628

portada Genetic Algorithm Based Canny Distributed Edge Detection Using Xilinx (en Inglés)

Formato

Libro Físico

Autor

Mahalakshmi Malini G

Sudarmani R

Editorial

LAP Lambert Academic Publishing

Idioma

Inglés

N° páginas

108

Encuadernación

Tapa Blanda

Dimensiones

22.9 x 15.2 x 0.7 cm

Peso

0.17 kg.

ISBN13

9786202563628

Categorías

Gestión empresarial

Genetic Algorithm Based Canny Distributed Edge Detection Using Xilinx (en Inglés)

Mahalakshmi Malini G (Autor) · Sudarmani R (Autor) · LAP Lambert Academic Publishing · Tapa Blanda

Libro Nuevo

$ 94.190

$ 130.820

Ahorras: $ 36.630

28% descuento

Envío normal

Origen: Estados Unidos (Costos de importación incluídos en el precio)

Se enviará desde nuestra bodega entre el Viernes 19 de Julio y el Viernes 26 de Julio.

Lo recibirás en cualquier lugar de Chile entre 1 y 3 días hábiles luego del envío.

Reseña del libro "Genetic Algorithm Based Canny Distributed Edge Detection Using Xilinx (en Inglés)"

Edge detection plays a vital role in the areas of feature detection and feature extraction. Conventionally, manual operations were performed to set the window size for extracting edge features. Noise rejection and edge localization are the two contradicting offset in selection of window size. To overcome this drawback genetic programming is proposed to search pixels automatically to construct new edge features for detecting edges in real images. The proposed method avoids the problem of blurring (large window) and noise effect (small window) by selecting the window size. Genetic programming is used for feature detection and feature extraction to produce rich information and improves classification accuracy. The main aim of feature extraction is to reduce the unwanted data and transform the data bit into a reduced set of features. MATLAB and Verilog is used for simulation and implemented on Xilinx virtex-5 FPGA.